URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] - Rev 89

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
89	Added startup and utility functions for 'bare metal' applications running from FLASH, plus linker file	ja_rd	4918d 10h	/
88	Added UART RX interface to MPU template	ja_rd	4918d 10h	/
87	Added UART RX interface to MPU template	ja_rd	4918d 10h	/
86	Adapted TB template to use log trigger address	ja_rd	4918d 10h	/
85	BUG FIX: log2 function was wrong	ja_rd	4918d 10h	/
84	Added 'trigger address' for file logging to both the vhdl TB and the python script	ja_rd	4918d 10h	/
83	BUG FIX: LHU was not doing sign extension properly BUG FIX: SLTIU decoding was wrong	ja_rd	4918d 10h	/
82	bug fix: SLTI wasn't working properly in some cases	ja_rd	4920d 10h	/
81	Added a wait state to the SRAM area for the DE-1 demo code	ja_rd	4927d 05h	/
80	Stub cache fixed Now supports code refills from static 16- and 8- bit memory Plus many mirror corrections	ja_rd	4927d 05h	/
79	modelsim wave window script updated	ja_rd	4928d 06h	/
78	Code sample 'memtest' adapted to test read from flash	ja_rd	4928d 07h	/
77	Simulation template now supports simulated flash Synthesis template adapted to latest cache interface Python script now supports simulated flash	ja_rd	4928d 07h	/
76	Adapted pregenerated vhdl files to latest changes	ja_rd	4928d 07h	/
75	Added support for 8-bit-wide static memory (e.g. Flash) Updated demo 'top' file to use the DE-1 onboard flash	ja_rd	4928d 07h	/
74	Fixed (harmless) error in simulation template 2	ja_rd	4928d 11h	/
73	Fixed comment about write cycles in cache module	ja_rd	4928d 11h	/
72	Fixed stupid bug in SRAM write cycles (setup time violated) Wait states implemented for SRAM wait and read cycles	ja_rd	4928d 11h	/
71	Doc updated to reflect last changes	ja_rd	4928d 23h	/
70	updated CodeBlocks project file	ja_rd	4928d 23h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ion

[/] - Rev 89

Filtering Options