URL https://opencores.org/ocsvn/iqcorrection/iqcorrection/trunk

Subversion Repositories iqcorrection

[/] - Rev 44

Rev	Log message	Author	Age	Path
44	Here is an exported PDF of the workspace I used to create and test this design. Aldec Active-HDL student edition (version 7.2) was used. This PDF contains the VHDL files and two images of the waveforms. The first image highlights the gain and phase lock behavior. The second image is the first few samples. This implementation has no filter delay because the architecture is implemented with real variables instead of signed registers. This is an intermediate step along the way.	Abraxas3d	4993d 15h	/
43		Abraxas3d	4993d 16h	/
42		Abraxas3d	4993d 16h	/
41		Abraxas3d	4993d 16h	/
40		Abraxas3d	4993d 16h	/
39		Abraxas3d	4993d 16h	/
38		Abraxas3d	4993d 16h	/
37		Abraxas3d	4993d 16h	/
36		Abraxas3d	4993d 16h	/
35		Abraxas3d	4993d 16h	/
34		Abraxas3d	4993d 16h	/
33		Abraxas3d	4993d 16h	/
32		Abraxas3d	4993d 16h	/
31		Abraxas3d	4993d 16h	/
30		Abraxas3d	4993d 16h	/
29		Abraxas3d	4993d 16h	/
28		Abraxas3d	4993d 16h	/
27		Abraxas3d	4993d 16h	/
26		Abraxas3d	4993d 16h	/
25		Abraxas3d	4993d 16h	/