OpenCores
URL https://opencores.org/ocsvn/iso7816_3_master/iso7816_3_master/trunk

Subversion Repositories iso7816_3_master

[/] - Rev 11

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
11 added BSD licence header to files acapola 5048d 16h /
10 communication direction probe added acapola 5048d 18h /
9 parity convention fixed acapola 5054d 14h /
8 acapola 5056d 13h /
7 - rx/tx use "cyclesPerEtu" input
- "stopBit" status bit timing fixed
- analyzer: "lastByte" and "bytesCnt" functional
acapola 5057d 13h /
6 analyzer added to test bench, not functional yet... acapola 5058d 13h /
5 draft of t=0 protocol analyzer (to ease debuging, and eventually as an ip itself) acapola 5059d 13h /
4 Basic test bench completed for T=0: a card send ATR, reader send a command
TODO: add cycles/ETU management (start at 372, then adjust in case of PPS...)
acapola 5060d 13h /
3 initial draft, not functional yet acapola 5067d 14h /
2 acapola 5067d 16h /
1 The project and the structure was created root 5068d 12h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.