OpenCores
URL https://opencores.org/ocsvn/light52/light52/trunk

Subversion Repositories light52

[/] - Rev 21

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
21 ja_rd 4315d 22h /
20 ja_rd 4315d 22h /
19 Refactor: interrupts made 100% compatible to original:
IRQ priority logic implemented as in original MCS51.
Register IP implemented.
Interrupt mini-testbench code updated accordingly.		 ja_rd 4315d 22h /
18 Refactor: interrupts made 100% compatible to original:
IRQ priority logic implemented as in original MCS51.
Register IP implemented.
Interrupt mini-testbench code updated accordingly.		 ja_rd 4315d 22h /
17 Refactor: interrupts made 100% compatible to original:
IRQ priority logic implemented as in original MCS51.
Register IP implemented.
Interrupt mini-testbench code updated accordingly.		 ja_rd 4315d 22h /
16 Test bench modified: now tests IRAM and SFR addresses when testing direct mode instructions (instead of only IRAM). ja_rd 4317d 18h /
15 Test bench modified: now tests IRAM and SFR addresses when testing direct mode instructions (instead of only IRAM). ja_rd 4321d 16h /
14 BUG FIX: <DJNZ dir, rel> didn't work when addressing an SFR.
Signal direct_addressing fixed.		 ja_rd 4321d 21h /
13 BUG FIX: <DJNZ dir, rel> was tested only with IRAM addresses.
Now it's tested with an SFR too.
The test package has been fixed too with a XRAM configuration suitable for the test bench (it was zero).		 ja_rd 4321d 21h /
12 BUG FIX: The build script did not configure XDATA space properly.
XDATA size was zero, which made the HW tests fail.		 ja_rd 4322d 00h /
11 Removed old 'demos' directory. These files are now in the 'boards' directory. ja_rd 4383d 23h /
10 Updated 'quickstart' to reflect new organization of demo directory. ja_rd 4383d 23h /
9 Fixed quartus-2 project file -- replaced absolute output path with relative path. ja_rd 4384d 00h /
8 Added support to build demos on another board: Avnet's Spartan-3A Evaluation Board. ja_rd 4386d 16h /
7 Removed obsolete comment from core include file. ja_rd 4386d 17h /
6 Added a 'LED blinker' program to try the core on boards with no RS232 connector. ja_rd 4386d 17h /
5 Committed source and project files for Dhrystone demo on Terasic's DE-1 board. ja_rd 4388d 02h /
4 Committed support tools including simulator. ja_rd 4388d 03h /
3 Committed documentation and example programs. ja_rd 4388d 03h /
2 Full VHDL sources and Modelsim scripts.
This is a migration of an existing project.		 ja_rd 4388d 03h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.