OpenCores
URL https://opencores.org/ocsvn/light8080/light8080/trunk

Subversion Repositories light8080

[/] - Rev 41

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
41 test bench 0 regenerated with new template
no changes to the test code
ja_rd 5634d 12h /
40 test bench template now can simulate intr pulses longer than 1 cycle ja_rd 5634d 12h /
39 fixed: int request (intr) can now be wider than 1 cycle ja_rd 5634d 12h /
38 pin assignment for IMSAI demo removed ja_rd 5634d 12h /
37 IMSAI monitor demo removed ja_rd 5634d 12h /
36 CPM demo on cyclone 2 starter board
(work in progress)
ja_rd 5634d 12h /
35 CPM demo pin assignment file (Altera Quartus II) ja_rd 5634d 12h /
34 rs232 sanitized and parametrized ja_rd 5634d 12h /
33 Added old uploaded documents to new repository. root 5765d 02h /
32 Added old uploaded documents to new repository. root 5765d 15h /
31 New directory structure. root 5765d 15h /
30 hexconv.pl nmoved to /asm, where it is actually used ja_rd 5785d 21h /
29 File list updated with new files ja_rd 5785d 21h /
28 These CP/M assembler output files are no longer used
because CP/M assembler is no longer used
ja_rd 5785d 21h /
27 Brief instructions for batch script ja_rd 5785d 21h /
26 Builds test bench from vhdl template and assembly source
relies on TASM to do the assembly
ja_rd 5785d 21h /
25 Moved from /util
Added comments and generally improved options
ja_rd 5785d 21h /
24 Totally changed -- tests interrupts using simulated interrupt controller in hdl test bench
Code reformatted for TASM
ja_rd 5785d 21h /
23 Code reformatted for TASM ja_rd 5785d 21h /
22 Totally changed -- vhdl code generated from a template
Interrupts tested from software using a simulated interrupt controller
ja_rd 5785d 21h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.