OpenCores
URL https://opencores.org/ocsvn/light8080/light8080/trunk

Subversion Repositories light8080

[/] - Rev 51

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
51 interrupt test bench adapted to the fix in IE instruction ja_rd 5590d 18h /
50 interrupt test bench adapted to the fix in IE instruction ja_rd 5590d 18h /
49 fixed: IE now enables interrupts after a 1-instruction delay
(it was enabling interrupts immediately)
ja_rd 5590d 18h /
48 clarification of some terms in the comments ja_rd 5591d 10h /
47 edited the file list and added a few remarks ja_rd 5591d 10h /
46 minor change in signal color for better readability ja_rd 5591d 10h /
45 Added modelsim scripts for the test benches ja_rd 5591d 10h /
44 fixed error in RST test, added support for long intr tests
added a test of a 'long' intr pulse
ja_rd 5591d 10h /
43 added a remark about the TASM source format ja_rd 5591d 10h /
42 test bench 1 regenerated with new template
added a test for 'long' intr pulses
ja_rd 5591d 10h /
41 test bench 0 regenerated with new template
no changes to the test code
ja_rd 5591d 10h /
40 test bench template now can simulate intr pulses longer than 1 cycle ja_rd 5591d 10h /
39 fixed: int request (intr) can now be wider than 1 cycle ja_rd 5591d 10h /
38 pin assignment for IMSAI demo removed ja_rd 5591d 10h /
37 IMSAI monitor demo removed ja_rd 5591d 10h /
36 CPM demo on cyclone 2 starter board
(work in progress)
ja_rd 5591d 10h /
35 CPM demo pin assignment file (Altera Quartus II) ja_rd 5591d 10h /
34 rs232 sanitized and parametrized ja_rd 5591d 10h /
33 Added old uploaded documents to new repository. root 5722d 00h /
32 Added old uploaded documents to new repository. root 5722d 13h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.