OpenCores
URL https://opencores.org/ocsvn/light8080/light8080/trunk

Subversion Repositories light8080

[/] - Rev 66

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
66 Adding interrupt example code to the Verilog implementation. An interrupt controller was added to the sample SOC module and a sample code was added to the "hello.c" example code. motilito 4649d 10h /
65 Adding Verilog initial version to the svn.
Added the c80 Small-C compiler and AS80 assembler.
motilito 4660d 17h /
64 BUG FIX: Flags CY and AC were not clear by logic instructions
Added new flag to microcode: clr_acy
Used new flag to clear AC and CY flags unconditonally
Modified microcode for XR*, OR* and AN* to use new flag
Modified microcode assembler to support new flag
Addex explaination of new flag to documentation
Old fix that worked only for XR* instructions removed
Test bench tb0 modified to test CY clearance minimally (AC untested!)
Pre-generated vhel test bench tb0 altered accordingly
ja_rd 4669d 17h /
63 Modified syntax of ARGV parameter for compatibility to later versions of Perl ja_rd 4669d 17h /
62 Changed all hard tabs to spaces as preamble to a minor refactor ja_rd 4670d 03h /
61 Basic demo updated: main entity name changed to keep synthesis too happy ja_rd 5038d 04h /
60 Fixed nasty typo in pin constraints file (clock input) ja_rd 5042d 10h /
59 tabs to spaces ja_rd 5066d 17h /
58 tabs to spaces ja_rd 5066d 17h /
57 removed unfinished CPM demo files ja_rd 5251d 07h /
56 file list updated ja_rd 5251d 07h /
55 Altair 4K Basic demo on DE-1 board ja_rd 5251d 07h /
54 BUG FIX: XOR operations wre not clearing CY and ACY ja_rd 5251d 07h /
53 added interrupt for single-stepping
cleaned up comments a bit
ja_rd 5607d 07h /
52 test bench compilation script sanitized a little ja_rd 5607d 07h /
51 interrupt test bench adapted to the fix in IE instruction ja_rd 5607d 07h /
50 interrupt test bench adapted to the fix in IE instruction ja_rd 5607d 07h /
49 fixed: IE now enables interrupts after a 1-instruction delay
(it was enabling interrupts immediately)
ja_rd 5607d 07h /
48 clarification of some terms in the comments ja_rd 5607d 23h /
47 edited the file list and added a few remarks ja_rd 5607d 23h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.