OpenCores
URL https://opencores.org/ocsvn/mdct/mdct/trunk

Subversion Repositories mdct

[/] - Rev 27

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
27 Inserted multiple stage pipeline for final adders to improve greatly performance with expense of area. mikel262 5563d 18h /
26 Added old uploaded documents to new repository. root 5570d 23h /
25 Added old uploaded documents to new repository. root 5571d 12h /
24 New directory structure. root 5571d 12h /
23 This commit was manufactured by cvs2svn to create tag 'MDCT_REL_B1_8'. 5573d 18h /
22 project released under LGPL mikel262 5573d 18h /
21 Fix for XST synthesis error and improve readibility (by Andreas Bergmann). mikel262 5573d 19h /
20 Fix for XST synthesis error and improve readibility (by Andreas Bergman). mikel262 5573d 19h /
19 This commit was manufactured by cvs2svn to create tag 'MDCT_REL_B1_6'. 6598d 15h /
18 Minor fixes. This release is FPGA proven. mikel262 6598d 15h /
17 This commit was manufactured by cvs2svn to create tag 'MDCT_REL_B1_5'. 6620d 11h /
16 Documentation update, minor fixes mikel262 6620d 11h /
15 Redesigned. Fully pipelined, always ready for data design mikel262 6620d 12h /
14 This commit was manufactured by cvs2svn to create tag 'MDCT_REL_B1_4'. 6624d 11h /
13 performance improved by 8%, latency reduced to 94 cycles mikel262 6624d 11h /
12 This commit was manufactured by cvs2svn to create tag 'MDCT_REL_B1_3'. 6625d 11h /
11 changed ROM memory model to synchronous mikel262 6625d 11h /
10 + moved memory allocation request to where it should be
+ reduced latency to 104 cycles
mikel262 6626d 13h /
9 This commit was manufactured by cvs2svn to create tag 'MDCT_REL_B1_2'. 6629d 00h /
8 Updated DOC mikel262 6629d 00h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.