URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] - Rev 158

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
158	Adding de2_115_board port, thanks to Richard Hasha. Support to JSP (JTAG Serial Port) working well. Also provided by Richard Hasha. Different interconnect configurations per board are not straightforward on MinSoC. New added modules or definitions for addresses have to be carried over to other boards. Furthermore, extra modules can be shared among all projects. Thus, it is better to have this centralized: -Removing interconnect configuration from minsoc_defines.v. There is an interconnect_defines.v file on rtl/verilog. The software counterpart is interconnect.h on sw/drivers. Including a jsp firmware. It is basically the uart firmware but using JSP instead. Added to all board configure scripts to be compiled on configuration. prj/srcs extended to include jsp and interconnec_defines.v. spartan3e_starter_kit_eth lost UART (does not fit) and uses JSP instead now.	rfajardo	4707d 05h	/
157	Removed obsolete file; the changes in this version have been merged into the mainline advanced debug system version 3.0 and higher.	nyawn	4713d 00h	/
156	Added hardware watchpoint indicators to debug unit break input, to allow the debugger to break when a hardware watchpoint is triggered.	nyawn	4713d 00h	/
155	Decreased wait time, for faster simulations.	nyawn	4713d 00h	/
154	Modified to use the new autotools support in the advanced debug system v3.0.	nyawn	4713d 00h	/
153	Updating installation script to download minsoc from this branche, verilator, instead of rc-1.0.	rfajardo	4745d 13h	/
152	Roll back to retrieve minsoc from branches/rc-1.0.	rfajardo	4745d 14h	/
151	Creating tag release-1.0 from revision 150 of branches/rc-1.0.	rfajardo	4745d 14h	/
150	Updating installation script to retrieve minsoc from tags/release-1.0.	rfajardo	4745d 14h	/
149	Merging differences of release candidate 1.0 revision 140:148 with trunk.	rfajardo	4745d 14h	/
148	Renaming minsoc_wave.lxt to minsoc_wave.lxt2 for correctness.	rfajardo	4750d 10h	/
147	Updating minsoc_bench.v to correctly acquire uart data. Uart drivers: when an end of line character was sent, the driver appended a carriage return to it. This is not necessary and has been removed. -Eth and Uart firmwares also had a carriage return after the end of line, also removed. Minsoc_bench_defines.v: Renaming VCD_OUTPUT define to WAVEFORM_OUTPUT run_bench: selecting -lxt2 for waveform output format. This output format size is 10 times smaller than vcd. minsoc-install.sh: lxt2 output format requires that Icarus Verilog be installed with zlib support. For that, we now check if zlib is supported on script run.	rfajardo	4750d 12h	/
146	Importing 'Xilinx Microblaze Dev. Kit 1600E Edition' board configuration directory.	ConX.	4750d 18h	/
145	minsoc_bench_core.v and minsoc_bench_clock.v left only on verilator branche. It will develop there until it is ported for inclusion into trunk. RC-1.0 is now clean of it.	rfajardo	4751d 03h	/
144	Updating configure scripts. Calling make into the right directories now.	rfajardo	4751d 13h	/
143	Compiling firmwares in board configuration scripts instead of on global minsoc setup.	rfajardo	4751d 13h	/
142	Updating configure.sh: 1) we don't patch the trunk version. 2) it is better to re-compile the firmwares on reconfiguration. So compiling firmwares went to configure scripts instead. backend/xxx/configure: compiling firmwares here now.	rfajardo	4751d 13h	/
141	Merging with rc-1.0 revision 140. I doubt rc-1.0 will still change much in the last days.	rfajardo	4751d 14h	/
140	Including required modules for verilator simulation.	rfajardo	4751d 14h	/
139	Creating a verilator branche.	rfajardo	4751d 14h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories minsoc

[/] - Rev 158

Filtering Options