URL https://opencores.org/ocsvn/mlite/mlite/trunk

Subversion Repositories mlite

[/] - Rev 123

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
123	Uncomment out the Altera portion. Xilinx users may need to re-comment out this section.	rhoads	7633d 07h	/
122	Added comment to explain why c_bus isn't delayed but reg_dest is delayed.	rhoads	7697d 07h	/
121	Added Matthias Gruenewald's tri-state area-optimized option	rhoads	7708d 19h	/
120	Make generics "GENERIC"	rhoads	7708d 20h	/
119	Opcodes from count.c	rhoads	7747d 07h	/
118	Merged Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA.	rhoads	7747d 07h	/
117	Part of Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA.	rhoads	7747d 07h	/
116	Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA.	rhoads	7747d 07h	/
115	Matthias Grunewald's changes for Xilinx FPGA dual-port RAM.	rhoads	7747d 07h	/
114	Matthias Grunewald's changes to get synthesis to work with Synopsys' FPGA Compiler II.	rhoads	7747d 07h	/
113	Matthias Grunewald's bug fixes: Branch and compare instructions didn't interpret immediate as signed.	rhoads	7747d 07h	/
112	Merged Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA.	rhoads	7747d 07h	/
111	Updated to work with new convert.exe which updates opcodes to set $4, $5, and $sp.	rhoads	7747d 07h	/
110	support > 64kb memory with bss_start, bss_end, sp	rhoads	8021d 03h	/
109	support > 64kb memory with bss_start, bss_end, and sp	rhoads	8021d 03h	/
108	changed interrupt vector from 0x30 to 0x3c	rhoads	8021d 03h	/
107	merged rising_edge(clk) statements	rhoads	8021d 03h	/
106	better test mem_pause	rhoads	8024d 06h	/
105	better test mem_pause	rhoads	8024d 06h	/
104	use getchar() instead of getch() to be gcc friendly	rhoads	8025d 05h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories mlite

[/] - Rev 123

Filtering Options