OpenCores
URL https://opencores.org/ocsvn/mlite/mlite/trunk

Subversion Repositories mlite

[/] - Rev 133

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
133 Fixed bug when MIPS executable compiled under Linux. Added lots of spaces rhoads 7271d 07h /
132 Changed "GENERIC" string to "DEFAULT" to be Xilinx friendly. rhoads 7410d 05h /
131 Changed "GENERIC" to "DEFAULT" to be Xilinx friendly. rhoads 7410d 05h /
130 Added better spacing rhoads 7410d 05h /
129 Added reset_in to sensitivity list rhoads 7429d 05h /
128 Reset all registers, constants now upper case. rhoads 7547d 16h /
127 This commit was manufactured by cvs2svn to create tag 'V2_1'. 7566d 06h /
126 Added note that CC is for x86 and gmake has problems with MIPS gcc libraries. rhoads 7566d 06h /
125 Fixed pc_source_type comment. rhoads 7566d 06h /
124 Holger Lohn's fix for interrupts when 3-state pipeline enabled. rhoads 7566d 06h /
123 Uncomment out the Altera portion. Xilinx users may need to re-comment out this section. rhoads 7633d 06h /
122 Added comment to explain why c_bus isn't delayed but reg_dest is delayed. rhoads 7697d 07h /
121 Added Matthias Gruenewald's tri-state area-optimized option rhoads 7708d 19h /
120 Make generics "GENERIC" rhoads 7708d 19h /
119 Opcodes from count.c rhoads 7747d 06h /
118 Merged Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA. rhoads 7747d 06h /
117 Part of Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA. rhoads 7747d 06h /
116 Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA. rhoads 7747d 06h /
115 Matthias Grunewald's changes for Xilinx FPGA dual-port RAM. rhoads 7747d 06h /
114 Matthias Grunewald's changes to get synthesis to work with Synopsys' FPGA Compiler II. rhoads 7747d 06h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.