OpenCores
URL https://opencores.org/ocsvn/mlite/mlite/trunk

Subversion Repositories mlite

[/] - Rev 134

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
134 Added lots of spaces rhoads 7070d 00h /
133 Fixed bug when MIPS executable compiled under Linux. Added lots of spaces rhoads 7070d 01h /
132 Changed "GENERIC" string to "DEFAULT" to be Xilinx friendly. rhoads 7208d 23h /
131 Changed "GENERIC" to "DEFAULT" to be Xilinx friendly. rhoads 7208d 23h /
130 Added better spacing rhoads 7208d 23h /
129 Added reset_in to sensitivity list rhoads 7227d 23h /
128 Reset all registers, constants now upper case. rhoads 7346d 10h /
127 This commit was manufactured by cvs2svn to create tag 'V2_1'. 7365d 00h /
126 Added note that CC is for x86 and gmake has problems with MIPS gcc libraries. rhoads 7365d 00h /
125 Fixed pc_source_type comment. rhoads 7365d 00h /
124 Holger Lohn's fix for interrupts when 3-state pipeline enabled. rhoads 7365d 00h /
123 Uncomment out the Altera portion. Xilinx users may need to re-comment out this section. rhoads 7432d 00h /
122 Added comment to explain why c_bus isn't delayed but reg_dest is delayed. rhoads 7496d 00h /
121 Added Matthias Gruenewald's tri-state area-optimized option rhoads 7507d 13h /
120 Make generics "GENERIC" rhoads 7507d 13h /
119 Opcodes from count.c rhoads 7546d 00h /
118 Merged Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA. rhoads 7546d 00h /
117 Part of Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA. rhoads 7546d 00h /
116 Matthias Grunewald's changes to use tri-state for smaller Xilinx FPGA. rhoads 7546d 00h /
115 Matthias Grunewald's changes for Xilinx FPGA dual-port RAM. rhoads 7546d 00h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.