OpenCores
URL https://opencores.org/ocsvn/mlite/mlite/trunk

Subversion Repositories mlite

[/] - Rev 30

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
30 fixed LWL and write to 0xffff and other bugs rhoads 8312d 08h /
29 setup $gp and zero bss, fixed a few test bugs rhoads 8312d 08h /
28 setup $gp and zero .sbss and .bss rhoads 8312d 08h /
27 Setup $gp and zero .sbss and .bss rhoads 8312d 08h /
26 Changed to gcc compiler. Strip off first 0x1000 bytes. rhoads 8314d 09h /
25 opcodes target rhoads 8314d 09h /
24 Disable interrupts upon reset. rhoads 8314d 09h /
23 Fixed div -x/y. rhoads 8314d 09h /
22 Switched to gcc compiler. rhoads 8314d 09h /
21 Moved startup to boot.asm rhoads 8314d 09h /
20 Startup code. rhoads 8314d 09h /
19 Changed simili run to 40us. rhoads 8316d 09h /
18 Fixed "divu $3,$4". "Div $3,$4" still has bug if $3*$4<0. rhoads 8316d 09h /
17 Fixed "blez $0,target". Made LWL=LW and SWL=SW. Changed tabs to spaces. rhoads 8316d 09h /
16 Fixed binary to HEX when the number of digits isn't a multiple of 4. rhoads 8316d 09h /
15 Test all MIPS I opcodes. rhoads 8316d 09h /
14 Fixed big-endian mode bugs rhoads 8320d 09h /
13 Removed reg_bank configuration control rhoads 8320d 09h /
12 Better support for dual-port memories, removed old method rhoads 8320d 09h /
11 Added comment for DEBUG mode rhoads 8320d 09h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.