URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] - Rev 20

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
20	added comments, changed signal name of x_reg_i to x_reg. File is now according to OC design rules	JonasDC	4435d 20h	/
19	updated files with descriptive comments changed signal names and removed redundant signals in stepping_logic	JonasDC	4440d 15h	/
18	updated stages with comments and renamed some signals for consistency	JonasDC	4441d 14h	/
17	updated files with descriptive comments and removed unnecessary signals in standard stage. Files are now according to OC design rules	JonasDC	4441d 19h	/
16	package with modified generic parameter for register_n	JonasDC	4442d 08h	/
15	changed generic for register width from n to width for consistency	JonasDC	4442d 08h	/
14	changed comments, file is now according to OC design rules	JonasDC	4442d 09h	/
13	added some descriptive comments and added check for incorrect value's of width and block_width. File is now according to OC design rules	JonasDC	4442d 09h	/
12	updated comments, file is now completely according to design rules	JonasDC	4442d 09h	/
11	simulation output folder	JonasDC	4442d 11h	/
10	changed signal input port names to correct name	JonasDC	4442d 14h	/
9	added descriptive comments, and renamed input mux_result from cell_1b_adder to b for a more generic multipurpose code also renamed output s from n_adder to r, to keep same signal names	JonasDC	4442d 14h	/
8	added descriptive comments	JonasDC	4442d 16h	/
7	Modified the architecture, no longer uses Xilinx primitive, instead generic instantiation added descriptive comments	JonasDC	4442d 17h	/
6	Modified the architecture, no longer uses Xilinx primitive, instead generic instantiation added descriptive comments	JonasDC	4442d 17h	/
5	not needed on svn, is generated by testbench	JonasDC	4442d 17h	/
4	Modified the architecture, no longer uses Xilinx primitive, instead generic instantiation added descriptive comments	JonasDC	4442d 19h	/
3	updated vhdl sources with new header according to OC design rules and formated code added makefile and simulation input file for testbench simulation	JonasDC	4443d 09h	/
2	First version of VHDL source(working), still contains xilinx primitives and needs to be updated to the OpenCores design rules..	JonasDC	4447d 15h	/
1	The project and the structure was created	root	4449d 14h	/

Browse

Tools

Subversion Repositories mod_sim_exp

[/] - Rev 20

Filtering Options