OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] - Rev 47

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 added documentation for the IP core. JonasDC 4524d 16h /
46 chance run_auto port or mod_sim_exp_core to exp_m JonasDC 4524d 17h /
45 chance run_auto port or mod_sim_exp_core to exp_m JonasDC 4524d 17h /
44 toplevel of the Modular Simultaneous Exponentiation IP core for the PLB interface JonasDC 4528d 10h /
43 made the core parameters generics JonasDC 4528d 10h /
42 corrected wrong library name for mod_sim_exp_pkg JonasDC 4534d 18h /
41 removed deprecated files from version control JonasDC 4534d 18h /
40 adjusted core instantiation to new core module name JonasDC 4542d 22h /
39 changed files to remove warnings from synthesis
last cell logic is simplified because of redundant logic		 JonasDC 4543d 09h /
38 deprecated design files because of new pipeline structure, will be removed shortly JonasDC 4543d 15h /
37 changed names of some generics of the multiplier.
moved the parameters for the core to the package of the core
testbench now uses this parameters to adapt to different bit widths

and new systolic pipeline now supports split or single pipeline		 JonasDC 4547d 12h /
36 found bug in new pipeline structure, now working properly. (tested in sim)
mod_sim_exp_core uses new flexible pipeline as default.		 JonasDC 4548d 08h /
35 new test values, 1st exponentiation gives error on result with new pipeline
commit for test purposes		 JonasDC 4548d 10h /
34 operand memory now supports custom operand widths, the internal memory stays the fixed 1536 bit, but the bus width is now adjustable to any size below. JonasDC 4548d 11h /
33 default pipeline changed to old version, there seems to be an occasional error with new version. JonasDC 4548d 14h /
32 new systolic pipeline structure now has split pipeline support, tested and verified in simulation. the core now uses this pipeline by default. JonasDC 4548d 15h /
31 put first cell logic of the pipeline in a separate design unit, tested and working JonasDC 4548d 20h /
30 put last cell logic of the pipeline in a separate design unit, tested and working JonasDC 4548d 21h /
29 added software for generation of test input for the tesbenches JonasDC 4549d 10h /
28 updated makefile for new pipeline sources JonasDC 4549d 11h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.