URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] - Rev 67

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
67	added memory modules for modulus and operands for FPGA's that support asymmetric memory inferring.	JonasDC	4449d 02h	/
66	added asymmetric ram structures to support a more performant ramstyle. defined for xilinx and altera, not tested with other tools.	JonasDC	4449d 03h	/
65	updated plb interface, now modulus is selectable and, fifo depth is adjustable. updated makefile with new sources and update component in package	JonasDC	4456d 18h	/
64	added synthesis reports of xilinx and altera	JonasDC	4457d 00h	/
63	now using a generic description of the ram for the memory. the core now should synthesize for al fpga's, no device specific code anymore. tested and synthesizes for altera and xilinx	JonasDC	4457d 00h	/
62	not used anymore	JonasDC	4457d 03h	/
61	updated comments, added optional altera constraint	JonasDC	4457d 03h	/
60	generic version of the fifo, not device specific anymore, uses dpram_generic updated comments of RAM templates.	JonasDC	4459d 17h	/
59	added templates that correctly infer RAM, for dual port en true dual port RAM added general functions file, (used in the two RAM templates)	JonasDC	4459d 17h	/
58	made fifo full a warning	JonasDC	4462d 18h	/
57	new fifo design, is now generic (verified with altera and xilinx) and uses block ram	JonasDC	4462d 18h	/
56	this is a branch to test performance of a new style of ram	JonasDC	4462d 20h	/
55	updated resource usage in comments	JonasDC	4463d 17h	/
54	generic fifo design: correctrly inferred by xilinx and altera	JonasDC	4463d 17h	/
53	correctly inferred ram for altera dual port ram	JonasDC	4464d 00h	/
52	correct inferring of blockram, no additional resources.	JonasDC	4464d 00h	/
51	true dual port ram for xilinx	JonasDC	4464d 01h	/
50	added folder for ram descriptions added experimental simple dual port ram implementation for xilinx	JonasDC	4464d 01h	/
49	First full stable version with documentation. Includes flexible pipeline design, PLB interface and the RAM and FIFO is still using xilinx primitives.	JonasDC	4475d 20h	/
48	Tag of the starting version of the project	JonasDC	4475d 20h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories mod_sim_exp

[/] - Rev 67

Filtering Options