OpenCores
URL https://opencores.org/ocsvn/neo430/neo430/trunk

Subversion Repositories neo430

[/] - Rev 175

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
175 huge update - see change log in processor's documentary (NEO430.pdf) zero_gravity 1810d 22h /
174 - minor edits zero_gravity 1820d 04h /
173 - minor edits zero_gravity 1821d 10h /
172 - bootloader bug-fix
- cpu size optimizations
- readme.md optimizations
zero_gravity 1825d 02h /
171 - minor layout edits zero_gravity 1825d 19h /
170 - newest project version - see documentary's changelog zero_gravity 1825d 20h /
169 - re-init of repository zero_gravity 1825d 20h /
168 - re-init op repository zero_gravity 1825d 20h /
167 - added instruction set cheat sheet
- TWI module now supports clock stretching
zero_gravity 1861d 19h /
166 - updated doc with implementation results for Lattice ice40 ultraplus FPGA
- removed flto compiler switch from makefiles
zero_gravity 1867d 18h /
165 - updated makefiles
- minor edits
zero_gravity 1869d 22h /
164 - fixed linking issue with math.h in makefiles - floating point types and operations are now fully supported! zero_gravity 1878d 01h /
163 re-init of project's svn - final zero_gravity 1880d 21h /
162 re-init of project svn zero_gravity 1880d 21h /
161 - minor edits and updates zero_gravity 2125d 17h /
160 - added TWI module, split USART into sPI and UART modules zero_gravity 2182d 19h /
159 - fixed error in external IRQ latency
- fixed some typos in documentary
zero_gravity 2197d 21h /
158 fixed error in memory layout graphic zero_gravity 2223d 22h /
157 - IO devices can only be written in 16-bit mode
- updated Wishbone driver
zero_gravity 2236d 22h /
156 - fixed errors in interrupt vector addresses in doc/NEO430.pdf
- added common include path to main compile scripts
- changed implementation style of boot ROM for easier mapping onto block ram (quartus)
zero_gravity 2237d 01h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.