OpenCores
URL https://opencores.org/ocsvn/next186/next186/trunk

Subversion Repositories next186

[/] - Rev 19

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
19 Add A20 address line ndumitrache 3836d 09h /
18 nicer code ndumitrache 4139d 03h /
17 fixed OV/CY flags for IMUL ndumitrache 4147d 10h /
16 fixed OV/CY flags for IMUL ndumitrache 4147d 13h /
15 doc fix ndumitrache 4161d 04h /
14 generate invalid opcode exception for MOV FS and GS ndumitrache 4189d 02h /
13 fix PUSHA SP pushed stack value, which should be the one before PUSHA ndumitrache 4197d 13h /
12 fix IDIV when Q=0 ndumitrache 4232d 06h /
11 fix RET n alignment bug
fix TRAP interrupt acknowledge
updated specs
ndumitrache 4239d 13h /
10 fixed MUL/IMUL 8bit flags bug ndumitrache 4276d 05h /
9 fixed DAA,DAS bug ndumitrache 4294d 08h /
8 fixed DIV bug (exception on sign bit) ndumitrache 4338d 07h /
7 fixed REP CMPS/SCAS bug when interrupted on the <equal> item ndumitrache 4562d 14h /
6 updated CMPS/SCAS timing ndumitrache 4562d 14h /
5 Fixed CMPS/SCAS bug when interrupted on the <equal> item ndumitrache 4562d 14h /
4 comment fix ndumitrache 4577d 15h /
3 updated comments ndumitrache 4627d 14h /
2 v1.0 ndumitrache 4628d 06h /
1 The project and the structure was created root 4628d 12h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.