OpenCores
URL https://opencores.org/ocsvn/next186_soc_pc/next186_soc_pc/trunk

Subversion Repositories next186_soc_pc

[/] - Rev 12

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
12 ndumitrache 2432d 05h /
11 ndumitrache 2482d 10h /
10 Adlib/OPL3 for Nexys4 board ndumitrache 2768d 09h /
9 ndumitrache 2829d 03h /
8 Lattice Mach XO2 + SDRAM port (FleaFPGA) ndumitrache 3834d 05h /
7 Disable interrupts in VESAMemControl callback ndumitrache 3958d 04h /
6 ndumitrache 4137d 10h /
5 updated Next186 CPU ndumitrache 4137d 10h /
4 fix BIOS int 1ah (Get system time) ndumitrache 4168d 10h /
3 ndumitrache 4171d 12h /
2 ndumitrache 4171d 12h /
1 The project and the structure was created root 4172d 05h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.