OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] - Rev 243

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
243 Optimized code to prefer RAM vs register. jshamlet 1649d 20h /
242 Added write protect logic to the RAM cores and system timer as part of scheme to keep tasks from messing up the scheduler or other task's memory. The RAM is now divided into regions with a separate write mask register. The write mask register itself is only writeable with the I bit is set (during an interrupt or by setting it using STP PSR_I). The 1K memory is divided into 16, 64 byte regions while the 4K memory is divided into 32, 128 byte regions. The system timer simply checks for the I bit being set when the write protect generic is set.

Note that setting the write_protect generic false, or leaving it unset, will keep the previous behavior.		 jshamlet 1649d 21h /
241 Added an Open8 compatible 7-segment display/decoder and uploaded local/private documentation. jshamlet 1654d 16h /
240 Simplified the vector tx/rx system to a single line. An idle detector replaces the attn_req signal. jshamlet 1656d 20h /
239 More cleanup and notation of board to board I/O jshamlet 1657d 01h /
238 Removed extraneous reference to Ints.VEC_Flag from task.s, since it is supposed to be in the init function in test_fn.s. jshamlet 1657d 20h /
237 Found some errors in the comments and cleaned up unnecessary library references. jshamlet 1657d 23h /
236 More software cleanup for the Open8_II project jshamlet 1657d 23h /
235 Ok, this time with feeling. jshamlet 1662d 18h /
234 Forgot to add documentation jshamlet 1662d 20h /
233 Updated the Sample Projects.zip jshamlet 1662d 20h /
232 More code cleanup on sample projects. SDLC2LCD should now match the Open8_II project model. jshamlet 1672d 00h /
231 Updated sample projects and added elapsed time capture (chronometer) module jshamlet 1672d 00h /
230 Added two sample projects that show how to connect and program an Open8 system jshamlet 1675d 11h /
229 Created a new version of the system timer with 24-bit, 1-uS resolution. The new timer has a much different register interface, so it is now o8_sys_timer_ii. jshamlet 1675d 21h /
228 Added an initialization constant for the OPEN8_BUS_TYPE record. jshamlet 1676d 11h /
227 Added a demonstration Open8_cfg.vhd file, which is used to configure the system constants. It also provides a function that makes it easy to merge read buses. jshamlet 1676d 18h /
226 Forgot the updated package file... jshamlet 1676d 22h /
225 Added Halt_Ack to go with Halt_Req. jshamlet 1676d 22h /
224 Finished new Open8 bus record, which now includes the clock, reset and a microsecond tick. The CPU now accepts a clock and pll_locked signal, which it uses to generate the system reset in the bus record. It also contains a simple microsecond counter to feed the usec_tick in the record. This logic was removed from the real time clock and system timer entities, which now use the global version. Bus connections should be dramatically simplified, as only the read logic and interrupts are still run as separate signals. jshamlet 1677d 00h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.