URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] - Rev 223

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
223	Adjust register mapping of FRAME_SELECT	olivier.girard	2757d 05h	/
222	Update to latest openGFX430 version. Update 2BPP demo.	olivier.girard	2758d 06h	/
221	Move old Altera-DE1 project to the OBSOLETE directory. Create new Altera-DE0-Nano-SoC project, also containing a small demo of the openGFX430 graphic controller.	olivier.girard	2835d 06h	/
220	Create OBSOLETE directory to store old FPGA projects	olivier.girard	2835d 07h	/
219	Update overview html file	olivier.girard	2851d 06h	/
218	Update Tools Changelog	olivier.girard	2851d 06h	/
217	Update openmsp430-gdb-proxy tool to fix Get Register procedure when using the TI GDB (thanks to Simon Fröhlich for this one).	olivier.girard	2851d 06h	/
216	Add new donate picture.	olivier.girard	2851d 06h	/
215	Update ChangeLog	olivier.girard	2993d 07h	/
214	Fix multiwindow environment issue & close window with 'X'. Thanks to Fabian Mauroner for this one	olivier.girard	2993d 07h	/
213	Update ChangeLogs	olivier.girard	3109d 16h	/
212	Update all FPGA project examples to support both MSPGCC and TI/RedHat GCC toolchains.	olivier.girard	3109d 16h	/
211	Add custom printf function to reduce program memory footprint (the TI/RH GCC version is huge). Note that this function was created by DJ Delorie ( http://www.delorie.com/ )	olivier.girard	3109d 16h	/
210	Add support for both MSPGCC and TI/RH-GCC toolchains. Add detection of debug ports for OS-X.	olivier.girard	3109d 17h	/
209	Update ChangeLogs	olivier.girard	3137d 06h	/
208	Update tools to run with latest CPU core version.	olivier.girard	3137d 06h	/
207	Simulation now works seamlessly under Linux, OS-X and Windows (Cygwin)	olivier.girard	3137d 06h	/
206	Update ChangeLog	olivier.girard	3234d 06h	/
205	Thanks again to Johan W. good feedback, the following updates are implemented: - Change code to fix delta cycle issues on some simulators in mixed VHDL/Verilog environment. - Update oscillators enable generation to relax a critical timing paths in the ASIC version. - Add option to scan fix inverted clocks in the ASIC version (disabled by default as this is supported by most tools).	olivier.girard	3234d 06h	/
204	Fix DMA interface RTL merge problem (defines got wrong values). Fix CDC issue with the timerA (thanks to Johan for catching that).	olivier.girard	3241d 07h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories openmsp430

[/] - Rev 223

Filtering Options