OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] - Rev 70

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
70 Add Area and Speed documentation. olivier.girard 5355d 07h /
69 Update HTML documentation with 16x16 hardware multiplier info. olivier.girard 5355d 11h /
68 Update synthesis scripts with the hardware multiplier support. olivier.girard 5355d 12h /
67 Added 16x16 Hardware Multiplier. olivier.girard 5355d 12h /
66 The peripheral templates are now under BSD license.
Developers of new peripherals based on these templates won't have to disclose their code.
olivier.girard 5355d 16h /
65 Add possibility to disable waveform dumping by setting the OMSP_NODUMP environment variable to 1. olivier.girard 5366d 02h /
64 Add Actel synthesis environment for size and speed analysis. olivier.girard 5376d 12h /
63 Add Altera synthesis environment for size and speed analysis. olivier.girard 5376d 12h /
62 Add Xilinx synthesis environment for size&speed analysis. olivier.girard 5376d 14h /
61 Update openMSP430 rtl. olivier.girard 5387d 02h /
60 Cleanup of the PC (R0) generation logic.
Formal equivalence was shown between the new and old code with Synopsys' Formality (to make sure that nothing has been broken :-P ).
olivier.girard 5387d 03h /
59 Update the FPGA projects with the latest core design updates. olivier.girard 5389d 01h /
58 Update the debug hardware breakpoint verification patterns to reflect the latest design updates. olivier.girard 5389d 01h /
57 Update design to exclude the range mode from the debug hardware breakpoint units. As this feature is not used by GDB, it has been disabled in order to improve the timings and save a bit of area/utilisation.
Note that if required, this feature can be re-enabled through the `HWBRK_RANGE define located in the "openMSP430_defines.v" file.
olivier.girard 5389d 01h /
56 Update Design Compiler Synthesis scripts. olivier.girard 5393d 08h /
55 Add a "sandbox" test pattern to play around with the simulation :-P olivier.girard 5394d 03h /
54 Update FPGA projects with the combinatorial loop fixed. olivier.girard 5394d 06h /
53 Fixed the following combinatorial timing loop:
1- irq_detect (omsp_frontend)
2- decode (omsp_frontend)
3- dbg_swbrk (omsp_dbg)
4- halt_flag_set (omsp_dbg)
6- dbg_halt_cmd (omsp_dbg)
7- irq_detect (omsp_frontend)

Without this fix, problem could occur whenever an IRQ request arrives during a software breakpoint instruction fetch.
olivier.girard 5394d 06h /
52 Re-add pdf documentation. olivier.girard 5399d 02h /
51 Re-add open-office documentation. olivier.girard 5399d 02h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.