OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 151

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
151 OR1200 rel3 (added some files that were not checked-in earlier) marcus.erlandsson 5082d 12h /
150 removed Linux directories marcus.erlandsson 5082d 20h /
149 Initial commit of the GCC test suite jeremybennett 5083d 22h /
148 The port of newlib for OpenRISC. This version just works with Or1ksim. There is code for a UART based version, but that needs some more work.

This allows GCC to be tested using Or1ksim.		 jeremybennett 5084d 12h /
147 Integration of Or1ksim as a GDB simulator. jeremybennett 5084d 13h /
146 Restructured Or1k implementation. Now works without frame pointer, using unified code approach. jeremybennett 5084d 13h /
145 Fixed bug in data structure initialization. jeremybennett 5084d 13h /
144 Missing file to fix bug 1797. jeremybennett 5084d 15h /
143 Fix building for Cygwin with GCC 3.4.4 (Bug 1797). Fix breakpoints with instruction cache enabled (Bug 195). jeremybennett 5084d 17h /
142 added OpenRISC version rel3 marcus.erlandsson 5084d 20h /
141 added OpenRISC version rel3 marcus.erlandsson 5084d 20h /
140 Changes to ORPMon, probably broke flash loading, improved TFTP julius 5085d 19h /
139 added rel3 info in tags-directory, to avoid misunderstanding marcus.erlandsson 5086d 18h /
138 fixed check-in mistake (remove additional directory level) marcus.erlandsson 5086d 18h /
137 Release-2 of the OR1200 processor, latest version is always located in trunk-directory marcus.erlandsson 5086d 20h /
136 Adding crossbild script, updating MOF install script to use or1ksim-0.4.0 julius 5087d 16h /
135 Tagging the 0.4.0 stable release of Or1ksim jeremybennett 5092d 20h /
134 Updates for stable release 0.4.0 jeremybennett 5092d 21h /
133 Patches for floating point support jeremybennett 5096d 17h /
132 This fixes files formatted with DOS line endings (something that should be sorted out outside SVN). jeremybennett 5096d 17h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.