OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 200

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
200 Updated to put newlib in a custom location. jeremybennett 5354d 04h /
199 Fixes to SPECs to pick up newlib in custom locations. jeremybennett 5354d 04h /
198 A collection of minor tidy ups. jeremybennett 5354d 04h /
197 Fixed bug in memory allocator. jeremybennett 5356d 08h /
196 Fixed name for newlib install option. jeremybennett 5356d 08h /
195 Adding linux and uClibc paths back for patches, updated gnu-src build script making newlib an option (off by deafult) julius 5356d 08h /
194 Tidied up code setjmp and longjmp into their own files, and adjusted Makefile accordingly. Simplified cache setup in startup code. Replaced calls via register with calls using immediate address. jeremybennett 5357d 01h /
193 Record changes to initfini.c jeremybennett 5357d 01h /
192 Updated to fix problems with initfini assembler fragments. jeremybennett 5357d 01h /
191 Updated to clarify use of r9 in the l.jalr delay slot. jeremybennett 5357d 02h /
190 Allow the Or1ksim installation directory to be set by option. jeremybennett 5357d 08h /
189 Fuller explanation of the build script given. jeremybennett 5357d 08h /
188 More rigorous testing of options. jeremybennett 5357d 08h /
187 Or1200 sprs FPU update julius 5359d 01h /
186 OR1200 RTL FPU fix - RF writeback signal working properly again julius 5359d 04h /
185 Adding single precision FPU to or1200, initial checkin, not fully tested yet julius 5359d 05h /
184 Fix the UART version of newlib. jeremybennett 5360d 09h /
183 Fix to setjmp, so it works. Some commenting tidy ups elsewhere. jeremybennett 5361d 01h /
182 Removed redundant code. jeremybennett 5361d 01h /
181 Updated, so only GCC tries to use parallel build. Redundant target for libgcc removed. jeremybennett 5361d 04h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.