OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 263

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
263 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5042d 10h /
262 Baseline port of GCC 4.5.1 for OpenRISC 1000. jeremybennett 5042d 11h /
261 Linux patch update - all ioremap calls now default with cache inhibit julius 5044d 00h /
260 Fixed `define in FPU that didnt need to be there julius 5044d 00h /
259 Fixing or1200_defines FPU module selection defines - They are no longer needed julius 5045d 20h /
258 Big OR1200 update - FPU, data cache write-back added, spec updated, ODT format doc now main one, default config set to both caches 8K, all integer arithmetic, FPU off julius 5045d 20h /
257 Changed or1200 supplementary manual from referring or or1200v2 to be just for the or1200 in general julius 5046d 07h /
256 Linux patch update - disabled SCET driver by default julius 5047d 02h /
255 Linux patch update with USB host data cache issue solved, file formatting fixed julius 5049d 04h /
254 Update of Linux patch with USB driver, rename of its or1ksim config file julius 5049d 20h /
253 No need to define PROTOTYPES, now DWARF 2 debugging is the default. jeremybennett 5050d 07h /
252 Changes to use source and line info when DWARF debug data is available. jeremybennett 5050d 07h /
251 Bug in register enum declaration fixed in or32. Bug with empty arguments to
macro VEC_TA_GTY fixed.

* config/or32/or32.h <enum reg_class>: CR_REGS removed from
enumeration.
* vec.h: All references to VEC_TA_GTY with an empty fourth
argument replaced by VEC_TA_GTY_ANON with only three arguments
<VEC_TA_GTY_ANON>: Created.
jeremybennett 5050d 07h /
250 Specify -DPROTOTYPES to work round problems with K&R style declarations in GDB
testsuite.
jeremybennett 5051d 12h /
249 Corrected handling of double args to dummy calls. Better way of determining frame_id.

* or32-tdep.c (or32_push_dummy_call): Corrected handling of double
args provided in two regs.
(or32_frame_cache): Set frame_id based on SP as it will be, even
it not yet computed.
jeremybennett 5051d 12h /
248 Fixed two bugs in GDB tests.

* gdb.base/break.exp: Test for breakpoint at marker4, output
should be identical whether run with or without prototypes.
* gdb.base/call-sc.exp (test_scalar_returns): When the result of a
return is unknown, the value returned is undefined, not unchanged.
jeremybennett 5051d 12h /
247 Set DWARF2 as the default debugging format. Clear out redundant code from
header.

* config/or32/elf.h <DWARF2_DEBUGGING_INFO>: Defined.
<PREFERRED_DEBUGGING_TYPE>: Changed to DWARF2_DEBUG.
<PUT_SDB_DEF>: Deleted.
* config/or32/or32.h: Obsolete code surrounded by "#if 0" removed
for clarity.
<SDB_DELIM>: Definition deleted.
<DBX_CONTIN_LENGTH, DBX_CONTIN_CHAR, DBX_REGISTER_NUMBER>:
Definition deleted (default suffices).
<DWARF2_UNWIND_INFO, DWARF2_FRAME_INFO>: Defined.
<DWARF2_ASM_LINE_DEBUG_INFO, INCOMIN_RETURN_ADDR_RTX>: Defined.
* config/or32/or32.md: Commenting clarified. Obsolete code for
define_function_unit deleted.
jeremybennett 5051d 12h /
246 ORPmon update - compatiable with new GCC, added new spr-defs file, better tboot reliability julius 5053d 02h /
245 Fixed minor glitch in build script. Corrected newlib options and added GDB options for simulator script. Updated README to refer to IRC channel. jeremybennett 5056d 09h /
244 Don't try to skip prologue using SAL info (fails with STABS). Fuller check of prologue. Change register names to rnn from gprnn to match assembler. Add debug option to simulator wrapper.

* or32-tdep.c (or32_register_name): Changed to rnn rather than
gprnn to mach the assembler.
(or32_is_arg_reg, or32_is_callee_saved_reg): Added.
(or32_skip_prologue): Don't use skip_prologue_using_sal. Check for
argument as well as callee saved registers in prologue.
(or32_frame_cache):Check for argument as well as callee saved
registers in prologue.

* wrapper.c: OR32_SIM_DEBUG added to control debug messages.
(sim_close, sim_load, sim_create_inferior, sim_fetch_register)
(sim_stop): Debug statement added.
(sim_read, sim_write): Debug statements now controlled by
OR32_SIM_DEBUG.
(sim_store_register, sim_resume): Debug statement added and
existing debug statements now controlled by OR32_SIM_DEBUG.
jeremybennett 5056d 09h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.