OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 273

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
273 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5161d 03h /
272 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5161d 03h /
271 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5161d 03h /
270 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5161d 03h /
269 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5161d 03h /
268 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5161d 03h /
267 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5161d 03h /
266 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5161d 04h /
265 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5161d 04h /
264 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5161d 04h /
263 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5161d 04h /
262 Baseline port of GCC 4.5.1 for OpenRISC 1000. jeremybennett 5161d 05h /
261 Linux patch update - all ioremap calls now default with cache inhibit julius 5162d 18h /
260 Fixed `define in FPU that didnt need to be there julius 5162d 18h /
259 Fixing or1200_defines FPU module selection defines - They are no longer needed julius 5164d 14h /
258 Big OR1200 update - FPU, data cache write-back added, spec updated, ODT format doc now main one, default config set to both caches 8K, all integer arithmetic, FPU off julius 5164d 14h /
257 Changed or1200 supplementary manual from referring or or1200v2 to be just for the or1200 in general julius 5165d 00h /
256 Linux patch update - disabled SCET driver by default julius 5165d 19h /
255 Linux patch update with USB host data cache issue solved, file formatting fixed julius 5167d 21h /
254 Update of Linux patch with USB driver, rename of its or1ksim config file julius 5168d 14h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.