OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 453

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
453 Updates to support constructor/destructor initialization for uClibc. jeremybennett 4928d 12h /
452 Update to define __UCLIBC__ when using the uClibc tool chain. jeremybennett 4928d 20h /
451 More tidying up. jeremybennett 4932d 16h /
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4932d 20h /
449 ORPSoC - or1200_monitor.v additions enabling new experimental execution checks.

Replace use of "clean-all" with "distclean" as make rule to clean things.
julius 4934d 17h /
448 Changed or32 to openrisc as Linux architecture name. jeremybennett 4935d 03h /
447 Updates to register order. jeremybennett 4935d 20h /
446 gdb-7.2 gdbserver updates. julius 4936d 15h /
445 gdbserver update to use kernel port ptrace register definitions. julius 4937d 12h /
444 Changes to ABI handling of varargs. jeremybennett 4937d 21h /
443 Work in progress on more efficient Ethernet. jeremybennett 4938d 00h /
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 4938d 15h /
441 Changes for gdbserver. jeremybennett 4938d 21h /
440 Updated documentation to describe new Ethernet usage. jeremybennett 4939d 16h /
439 ORPSoC update

Ethernet MAC synthesis issues with Actel Synplify D-2009.12A
Ethernet MAC FIFO synthesis issues with Xilinx XST

Multiply/divide tests for to run on target.

Added third interface to ram_wb module, changed reference design RAM to ram_wb
wrapper. Updated verilog and system C monitor modules accordingly.

Added ability to use ram_wb as internal memory on ML501 design.

Fixed ethernet MAC tests for ML501.
julius 4941d 20h /
438 Fix to newlib header and library locations. jeremybennett 4944d 21h /
437 Or1ksim - ethernet peripheral update, working much better. julius 4947d 11h /
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4948d 11h /
435 ORPSoC updates
OR1200 multiply/MAC/division unit update with serial multiply and
divide options. Full divide not synthesizable yet.
New software tests of multiply and divide functionality.
julius 4948d 12h /
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 4951d 17h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.