OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 461

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
461 Updated to be much stricter about usage. jeremybennett 5244d 08h /
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 5244d 09h /
459 Add option to bld-all.sh to explicitly set control load of make, and fix typos. julius 5244d 15h /
458 or1ksim testsuite updates julius 5245d 13h /
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 5254d 04h /
456 ORPSoCv2 or1200 - SPRs module format and comment update. Or1200 monitor Verilog now displays report and exit l.nops to stdout by default. julius 5254d 05h /
455 Updated to support threads. Does require thread debugging enabled in uClibc. jeremybennett 5258d 07h /
454 Updated to incorporate pthreads for Linux tool chain. jeremybennett 5260d 09h /
453 Updates to support constructor/destructor initialization for uClibc. jeremybennett 5260d 20h /
452 Update to define __UCLIBC__ when using the uClibc tool chain. jeremybennett 5261d 04h /
451 More tidying up. jeremybennett 5265d 00h /
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 5265d 04h /
449 ORPSoC - or1200_monitor.v additions enabling new experimental execution checks.

Replace use of "clean-all" with "distclean" as make rule to clean things.		 julius 5267d 00h /
448 Changed or32 to openrisc as Linux architecture name. jeremybennett 5267d 10h /
447 Updates to register order. jeremybennett 5268d 04h /
446 gdb-7.2 gdbserver updates. julius 5268d 23h /
445 gdbserver update to use kernel port ptrace register definitions. julius 5269d 19h /
444 Changes to ABI handling of varargs. jeremybennett 5270d 04h /
443 Work in progress on more efficient Ethernet. jeremybennett 5270d 08h /
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 5270d 22h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.