OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] - Rev 498

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
498 or_debug_proxy updates to documentation and Makefile related to latest ftd2xx driver, julius 5013d 00h /
497 or_debug_proxy updates julius 5013d 20h /
496 ORPSoC ml501 updates - increased frequency, updated documentation julius 5013d 22h /
495 ORPSoC adding more accessor functions to Micron SDRAM model. julius 5013d 22h /
494 Change to ensure handles ctrl-C correctly with empty line. jeremybennett 5024d 16h /
493 ORPSoC VPI JTAG interface, hopefully fix 64-bit machine compile issues. julius 5027d 00h /
492 ORPSoC VPI interface for modelsim and documentation update julius 5027d 22h /
491 ORPSoC or1200_monitor update. julius 5028d 09h /
490 Updates to fix spurious test failures and register scheduling. jeremybennett 5032d 14h /
489 ORPSoC sw cleanup. Remove warnings. julius 5037d 21h /
488 ORPSoC OR1200 driver - tick timer exception handler reverted to generic - cpu tick function hook used as default in handler table. OR1200 timer demo sw for board added. julius 5037d 22h /
487 ORPSoC main software makefile update julius 5040d 19h /
486 ORPSoC updates, mainly software, i2c driver julius 5040d 20h /
485 ORPSoC updates - or1200 monitor now has separate defines file, ethmac updates to fifos and wishbone IF, board.h changes for UART (may propegate to other drivers with multiple cores, we'll see), crt0.S for or1200 now zeros all registers on reset, adding own ethernet tests for ML501 julius 5045d 00h /
484 Changes to make r12 call-saved and to bring wchar tests in line. jeremybennett 5045d 22h /
483 Updated with new opcodes to generate random numbers and to identify us as Or1ksim. jeremybennett 5048d 00h /
482 Don't hardcode tool versions in help text olof 5049d 12h /
481 OR1200 Update. RTL and spec. julius 5061d 07h /
480 ORPSoC updates - ml501 project cleanups, DDR2 cache bug fixes. julius 5062d 04h /
479 ORPSoC update to ml501 board port. Memory controller caching fixed up, does multiple lines of cache and Wishbone bursting. julius 5063d 04h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.