OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] - Rev 123

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5277d 03h /
122 Added l.ror and l.rori with associated tests. jeremybennett 5277d 23h /
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5278d 00h /
120 Documents exception generation by l.jalr and l.jr jeremybennett 5278d 00h /
119 Updated to clarify exceptions for division and details of multiplication. jeremybennett 5278d 12h /
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5278d 21h /
117 Updates on l.ff1, l.fl1 and l.maci. jeremybennett 5281d 00h /
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5281d 00h /
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5282d 00h /
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5282d 01h /
113 Updates to exception handling for l.add and l.div jeremybennett 5282d 23h /
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5282d 23h /
111 Changed conditionals for Verilator to "verilator" instead of "VERILATOR". jeremybennett 5283d 04h /
110 or1ksim make check should work without a libc in the or32-elf tools julius 5284d 01h /
109 or_debug_proxy does signals with signals, just ignores signals julius 5284d 09h /
108 Updated to clarify overflow and exceptions for l.add, l.addc, l.addi, l.addic, l.div and l.divu. jeremybennett 5285d 23h /
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5286d 00h /
106 Removing old tests, pending addition of new ones. jeremybennett 5286d 00h /
105 Tagging the 0.4.0rc1 candidate release of Or1ksim jeremybennett 5289d 07h /
104 Candidate release 0.4.0rc4 jeremybennett 5289d 08h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.