OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] - Rev 127

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
127 New config option to allow l.xori with unsigned operand. jeremybennett 5201d 15h /
126 More explanation of l.xori. jeremybennett 5201d 16h /
125 Update to specification of l.xori. jeremybennett 5201d 22h /
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5202d 11h /
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5202d 15h /
122 Added l.ror and l.rori with associated tests. jeremybennett 5203d 11h /
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5203d 12h /
120 Documents exception generation by l.jalr and l.jr jeremybennett 5203d 12h /
119 Updated to clarify exceptions for division and details of multiplication. jeremybennett 5203d 23h /
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5204d 09h /
117 Updates on l.ff1, l.fl1 and l.maci. jeremybennett 5206d 11h /
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5206d 12h /
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5207d 11h /
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5207d 12h /
113 Updates to exception handling for l.add and l.div jeremybennett 5208d 11h /
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5208d 11h /
111 Changed conditionals for Verilator to "verilator" instead of "VERILATOR". jeremybennett 5208d 16h /
110 or1ksim make check should work without a libc in the or32-elf tools julius 5209d 13h /
109 or_debug_proxy does signals with signals, just ignores signals julius 5209d 21h /
108 Updated to clarify overflow and exceptions for l.add, l.addc, l.addi, l.addic, l.div and l.divu. jeremybennett 5211d 11h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.