OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] - Rev 159

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
159 Removed - now all in unified source tree. jeremybennett 5261d 12h /
158 Restructuring GNU tools into a unified source directory, matching the FSF repository jeremybennett 5261d 12h /
157 Restructuring GNU tools into a unified source directory, matching the FSF repository jeremybennett 5261d 12h /
156 Restructuring GNU tools into a unified source directory, matching the FSF repository jeremybennett 5261d 12h /
155 File to explain the structure of this directory. jeremybennett 5261d 12h /
154 Restructuring the OpenRISC GNU tools distribution to use a unified source tree, mirroring the approach used by the FSF mainline distribution. jeremybennett 5261d 12h /
153 New directory, to allow creation of a unified source tree for GNU tools and newlib. This matches the approach used by the main FSF distribution. jeremybennett 5261d 12h /
152 Changes to allow building from unified source tree, to facilitate newlib integration and to fix a bug in the machine definition for OR32. jeremybennett 5261d 12h /
151 OR1200 rel3 (added some files that were not checked-in earlier) marcus.erlandsson 5263d 05h /
150 removed Linux directories marcus.erlandsson 5263d 13h /
149 Initial commit of the GCC test suite jeremybennett 5264d 15h /
148 The port of newlib for OpenRISC. This version just works with Or1ksim. There is code for a UART based version, but that needs some more work.

This allows GCC to be tested using Or1ksim.		 jeremybennett 5265d 05h /
147 Integration of Or1ksim as a GDB simulator. jeremybennett 5265d 06h /
146 Restructured Or1k implementation. Now works without frame pointer, using unified code approach. jeremybennett 5265d 06h /
145 Fixed bug in data structure initialization. jeremybennett 5265d 06h /
144 Missing file to fix bug 1797. jeremybennett 5265d 08h /
143 Fix building for Cygwin with GCC 3.4.4 (Bug 1797). Fix breakpoints with instruction cache enabled (Bug 195). jeremybennett 5265d 10h /
142 added OpenRISC version rel3 marcus.erlandsson 5265d 13h /
141 added OpenRISC version rel3 marcus.erlandsson 5265d 13h /
140 Changes to ORPMon, probably broke flash loading, improved TFTP julius 5266d 13h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.