OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] - Rev 198

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
198 A collection of minor tidy ups. jeremybennett 5134d 22h /
197 Fixed bug in memory allocator. jeremybennett 5137d 02h /
196 Fixed name for newlib install option. jeremybennett 5137d 02h /
195 Adding linux and uClibc paths back for patches, updated gnu-src build script making newlib an option (off by deafult) julius 5137d 02h /
194 Tidied up code setjmp and longjmp into their own files, and adjusted Makefile accordingly. Simplified cache setup in startup code. Replaced calls via register with calls using immediate address. jeremybennett 5137d 20h /
193 Record changes to initfini.c jeremybennett 5137d 20h /
192 Updated to fix problems with initfini assembler fragments. jeremybennett 5137d 20h /
191 Updated to clarify use of r9 in the l.jalr delay slot. jeremybennett 5137d 20h /
190 Allow the Or1ksim installation directory to be set by option. jeremybennett 5138d 02h /
189 Fuller explanation of the build script given. jeremybennett 5138d 02h /
188 More rigorous testing of options. jeremybennett 5138d 02h /
187 Or1200 sprs FPU update julius 5139d 19h /
186 OR1200 RTL FPU fix - RF writeback signal working properly again julius 5139d 22h /
185 Adding single precision FPU to or1200, initial checkin, not fully tested yet julius 5139d 23h /
184 Fix the UART version of newlib. jeremybennett 5141d 03h /
183 Fix to setjmp, so it works. Some commenting tidy ups elsewhere. jeremybennett 5141d 19h /
182 Removed redundant code. jeremybennett 5141d 19h /
181 Updated, so only GCC tries to use parallel build. Redundant target for libgcc removed. jeremybennett 5141d 22h /
180 Rewritten to use namespace clean BSP in libgloss. Two versions of the library, one with, one without using the UART. jeremybennett 5141d 22h /
179 Code is now loaded from address 0, with section .vectors loaded before any other section. This provides a convenient mechanism for setting up the OR1K exception vectors. jeremybennett 5141d 22h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.