OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] - Rev 465

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
465 ORPSoC SPI flash load Makefile and README updates. julius 5157d 06h /
464 More ORPmon updates. julius 5157d 07h /
463 ORPmon update julius 5157d 10h /
462 ORPSoC SystemC wrapper updates, monitor output more similar to or1ksim.

RAM models updated.		 julius 5157d 15h /
461 Updated to be much stricter about usage. jeremybennett 5159d 11h /
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 5159d 12h /
459 Add option to bld-all.sh to explicitly set control load of make, and fix typos. julius 5159d 18h /
458 or1ksim testsuite updates julius 5160d 16h /
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 5169d 06h /
456 ORPSoCv2 or1200 - SPRs module format and comment update. Or1200 monitor Verilog now displays report and exit l.nops to stdout by default. julius 5169d 08h /
455 Updated to support threads. Does require thread debugging enabled in uClibc. jeremybennett 5173d 10h /
454 Updated to incorporate pthreads for Linux tool chain. jeremybennett 5175d 12h /
453 Updates to support constructor/destructor initialization for uClibc. jeremybennett 5175d 22h /
452 Update to define __UCLIBC__ when using the uClibc tool chain. jeremybennett 5176d 07h /
451 More tidying up. jeremybennett 5180d 02h /
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 5180d 06h /
449 ORPSoC - or1200_monitor.v additions enabling new experimental execution checks.

Replace use of "clean-all" with "distclean" as make rule to clean things.		 julius 5182d 03h /
448 Changed or32 to openrisc as Linux architecture name. jeremybennett 5182d 13h /
447 Updates to register order. jeremybennett 5183d 07h /
446 gdb-7.2 gdbserver updates. julius 5184d 01h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.