OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] - Rev 466

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
466 ORPSoC updates:
Add new test to determine processor's capabilities.
Fix up typo in example in spiflash app README
julius 5073d 22h /
465 ORPSoC SPI flash load Makefile and README updates. julius 5074d 12h /
464 More ORPmon updates. julius 5074d 13h /
463 ORPmon update julius 5074d 16h /
462 ORPSoC SystemC wrapper updates, monitor output more similar to or1ksim.

RAM models updated.
julius 5074d 21h /
461 Updated to be much stricter about usage. jeremybennett 5076d 16h /
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 5076d 18h /
459 Add option to bld-all.sh to explicitly set control load of make, and fix typos. julius 5077d 00h /
458 or1ksim testsuite updates julius 5077d 22h /
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 5086d 12h /
456 ORPSoCv2 or1200 - SPRs module format and comment update. Or1200 monitor Verilog now displays report and exit l.nops to stdout by default. julius 5086d 14h /
455 Updated to support threads. Does require thread debugging enabled in uClibc. jeremybennett 5090d 16h /
454 Updated to incorporate pthreads for Linux tool chain. jeremybennett 5092d 17h /
453 Updates to support constructor/destructor initialization for uClibc. jeremybennett 5093d 04h /
452 Update to define __UCLIBC__ when using the uClibc tool chain. jeremybennett 5093d 12h /
451 More tidying up. jeremybennett 5097d 08h /
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 5097d 12h /
449 ORPSoC - or1200_monitor.v additions enabling new experimental execution checks.

Replace use of "clean-all" with "distclean" as make rule to clean things.
julius 5099d 09h /
448 Changed or32 to openrisc as Linux architecture name. jeremybennett 5099d 19h /
447 Updates to register order. jeremybennett 5100d 13h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.