OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] - Rev 130

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
130 Updating uclibc patch julius 5280d 23h /
129 Previous commit was before saving file. jeremybennett 5281d 19h /
128 Tagging the 0.4.0rc2 candidate release of Or1ksim jeremybennett 5281d 19h /
127 New config option to allow l.xori with unsigned operand. jeremybennett 5281d 20h /
126 More explanation of l.xori. jeremybennett 5281d 20h /
125 Update to specification of l.xori. jeremybennett 5282d 03h /
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5282d 15h /
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5282d 19h /
122 Added l.ror and l.rori with associated tests. jeremybennett 5283d 15h /
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5283d 16h /
120 Documents exception generation by l.jalr and l.jr jeremybennett 5283d 16h /
119 Updated to clarify exceptions for division and details of multiplication. jeremybennett 5284d 04h /
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5284d 13h /
117 Updates on l.ff1, l.fl1 and l.maci. jeremybennett 5286d 16h /
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5286d 16h /
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5287d 16h /
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5287d 17h /
113 Updates to exception handling for l.add and l.div jeremybennett 5288d 15h /
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5288d 16h /
111 Changed conditionals for Verilator to "verilator" instead of "VERILATOR". jeremybennett 5288d 20h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.