OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] - Rev 271

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
271 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5196d 19h /
270 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5196d 19h /
269 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5196d 19h /
268 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5196d 19h /
267 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5196d 19h /
266 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5196d 20h /
265 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5196d 20h /
264 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5196d 20h /
263 Baseline GCC 4.5.1 port for the OpenRISC 1000 jeremybennett 5196d 20h /
262 Baseline port of GCC 4.5.1 for OpenRISC 1000. jeremybennett 5196d 21h /
261 Linux patch update - all ioremap calls now default with cache inhibit julius 5198d 10h /
260 Fixed `define in FPU that didnt need to be there julius 5198d 10h /
259 Fixing or1200_defines FPU module selection defines - They are no longer needed julius 5200d 06h /
258 Big OR1200 update - FPU, data cache write-back added, spec updated, ODT format doc now main one, default config set to both caches 8K, all integer arithmetic, FPU off julius 5200d 07h /
257 Changed or1200 supplementary manual from referring or or1200v2 to be just for the or1200 in general julius 5200d 17h /
256 Linux patch update - disabled SCET driver by default julius 5201d 12h /
255 Linux patch update with USB host data cache issue solved, file formatting fixed julius 5203d 14h /
254 Update of Linux patch with USB driver, rename of its or1ksim config file julius 5204d 07h /
253 No need to define PROTOTYPES, now DWARF 2 debugging is the default. jeremybennett 5204d 18h /
252 Changes to use source and line info when DWARF debug data is available. jeremybennett 5204d 18h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.