OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] - Rev 399

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
399 Updates to the linker, GCC, newlib and GDB in preparation for supporting C++. The key changes are that the linker now uses RELA and that GCC may save registers at the bottom of the stack before the frame is allocated or after it is deallocated, so exception handlers/thread primitives should not use the first 130 bytes after the SP. jeremybennett 5143d 21h /
398 ORPSoCv2 removing generic backend path - not needed julius 5144d 20h /
397 ORPSoCv2:

doc/ path added, with Texinfo documentation. Still a work in progress.

VPI files updated.

OR1200 l.maci instruction test added. highlighting bug with immediate field for that instruction.

Various cycle accurate model updates. Now uses orpsoc-defines.v (processed C-compat. version) to build.		 julius 5145d 19h /
396 ORPSoCv2 final software fixes...for now. See updated README julius 5148d 18h /
395 ORPSoCv2 moving ethernet tests to correct place julius 5148d 18h /
394 ORPSoCv2 removing unused directories julius 5148d 18h /
393 ORPSoCv2 software rearrangement in progress. Basic tests should now run again. julius 5148d 18h /
392 ORPSoCv2 software path reorganisation stage 1. julius 5149d 10h /
391 Removing modules no longer needed in ORPSoCv2 julius 5150d 11h /
390 Updated toolchain build scripts to use FTP server on OpenCores.org. julius 5150d 11h /
389 SD-Card boot added (sdboot) to the commands in the load file. DOS-filesystem added to support Fat12-16. Driver for SD-card added, SD and SDHC supported
Currently hardcoded to boot from vmlinux.bin		 tac2 5160d 19h /
388 Tagging the 0.5.0rc2 candidate release of Or1ksim jeremybennett 5173d 17h /
387 Fixed testing, to always use our DEJAGNU config. jeremybennett 5173d 17h /
386 Updated for release 0.5.0rc2 jeremybennett 5173d 18h /
385 Updates for Or1ksim 0.5.0rc2.

* configure: Regenerated.
* configure.ac: Minor tidy ups. Version changed to 0.5.0rc2.
* debug/rsp-server.c (rsp_query): Simplified handling of
"qTStatus" to indicate we just do not support tracing.
* doc/or1ksim.texi <Configuring the Build>: No longer mandatory to
specify the target.
<Memory Configuration>: Warns about issues with memory controller.
<Memory Controller Configuration>: Warns about issues with memory
controller and advises not to use it.
<Standalone Simulator>: Details for options with arguments updated.
* NEWS: Updated for 0.5.0rc2.
* peripheral/mc.c (mc_poc): Use constant MC_POC_VALID
(mc_index): Ensure value is valid.
* peripheral/mc-defines.h <MC_CE_VALID>: Defined.

* testsuite/test-code-or1k/configure: Regenerated.
* testsuite/test-code-or1k/configure.ac: Handle the case where
target_cpu is not set. Version changed to 0.5.0rc2.
* testsuite/test-code-or1k/support/spr-defs.h <SPR_VR_RES>:
Definition corrected.		 jeremybennett 5173d 18h /
384 Tagging the 1.0rc2 candidate release of GCC 4.5.1 jeremybennett 5174d 18h /
383 Adding makeinfo as a required tool to crossbuild-1.0.sh script julius 5174d 22h /
382 New uClibc patch - to be built with 1.0 toolchain julius 5175d 16h /
381 Crossbuild script for 1.0 updated to use new GCC rc2 patch and linux-2.6.35 julius 5175d 16h /
380 Adding new Linux-2.6.35 patch, to be built with new 1.0 toolchain julius 5175d 16h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.