OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1032

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1032 Added optional SR[CY]. Added define to enable additional (compare) flag modifiers. Defines are OR1200_IMPL_ADDC and OR1200_ADDITIONAL_FLAG_MODIFIERS. lampret 7995d 04h /
1031 Setting phy to 10Mbps full duplex. simons 7995d 19h /
1030 Ethernet configured for 10Mbps. simons 7996d 16h /
1029 Typing error fixed. simons 7996d 16h /
1028 Import. ivang 7996d 16h /
1027 PRINTF/printf mess fixed. simons 7997d 00h /
1026 rtems-20020807 import ivang 7997d 10h /
1025 PRINTF/printf mess fixed. simons 7997d 13h /
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 7997d 22h /
1023 Now most of the configuration registers are updatded automatically based on defines in or1200_defines.v. lampret 7998d 09h /
1022 As per Taylor Su suggestion all case blocks are full case by default and optionally (OR1200_CASE_DEFAULT) can be disabled to increase clock frequncy. lampret 7998d 11h /
1021 *** empty log message *** rherveille 8002d 14h /
1020 Fixed several bugs
Working version, tested on Bender hardware		 rherveille 8002d 14h /
1019 fixed some bugs detected by Bender hardware rherveille 8002d 14h /
1018 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 8002d 21h /
1017 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 8002d 21h /
1016 64 bytes is the smallest packet size. simons 8003d 13h /
1015 Host type was not recognized. simons 8003d 23h /
1014 added _JBLEN definition for or1k ivang 8004d 13h /
1013 ORP architecture supported. simons 8004d 15h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.