OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1071

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1071 This commit was manufactured by cvs2svn to create tag 'richard_0_1'. 8044d 19h /
1070 Channels (fd,file,xterm) first import rprescott 8044d 19h /
1069 Signal scanb_eni renamed to scanb_en mohor 8045d 15h /
1068 Minimum packet length cheching changed to present the real hw. simons 8046d 12h /
1067 Changed main structure. rherveille 8049d 03h /
1066 readme updated markom 8049d 03h /
1065 Removed trailing ' \' used to continue code on the next line.
This caused problems with some compilers.
rherveille 8052d 00h /
1064 This commit was manufactured by cvs2svn to create tag 'rel_6'. 8052d 17h /
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 8052d 17h /
1062 few cuc bugs fixed markom 8059d 02h /
1061 ELF sym loading improved markom 8059d 23h /
1060 cuc sw loading bug fixed markom 8072d 22h /
1059 several cuc bugs fixed; different verilog cuc file naming markom 8072d 22h /
1058 Different memory controller. simons 8083d 16h /
1057 Different memory controller. simons 8083d 16h /
1056 This commit was manufactured by cvs2svn to create tag 'rel_5'. 8084d 10h /
1055 Removed obsolete comment. lampret 8084d 10h /
1054 Fixed a combinational loop. lampret 8084d 10h /
1053 Disabled cache inhibit atttribute. lampret 8084d 10h /
1052 Delayed wb_err_o. Disabled wb_ack_o when wb_err_o is asserted. lampret 8084d 10h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.