OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1105

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1105 Added WB b3 signals lampret 7847d 16h /
1104 Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional. lampret 7847d 16h /
1103 sync problem in cuc not yet fixed markom 7852d 10h /
1102 few cuc bug fixes markom 7852d 10h /
1101 cuc now compiles markom 7852d 13h /
1100 cvs problem fixed markom 7852d 13h /
1099 cvs bug fixed markom 7852d 13h /
1098 small bug in cuc fixed markom 7852d 13h /
1097 Cache invalidate bug fixed. simons 7853d 04h /
1096 An example of SW and RTL regression log because many people asked for. lampret 7859d 01h /
1095 eval_reg replaced with the new evalsim_reg32 lampret 7859d 21h /
1094 sys/time.h might not be available for or1k target lampret 7859d 23h /
1093 New UART rx/tx fiel settings (due to or1ksim upgrade) lampret 7859d 23h /
1092 Changed from or32-rtems toolchain to or32-uclinux. lampret 7859d 23h /
1091 Added mmu test. lampret 7859d 23h /
1090 Removed ic_invalidate lampret 7859d 23h /
1089 Added dhrystone 2.1 benchmark lampret 7859d 23h /
1088 Changed from or32-rtems toolchain to or32-uclinux. lampret 7859d 23h /
1087 Changed or32-rtems to or32-uclinux. lampret 7859d 23h /
1086 STACK_ARGS is getting obsolete and is only needed by simprintf, which needs it to be 0. lampret 7860d 00h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.