OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1170

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1170 Added support for l.addc instruction. csanchez 7823d 12h /
1169 Added support for l.addc instruction. csanchez 7823d 13h /
1168 Added explicit alignment expressions. csanchez 7828d 23h /
1167 Corrected offset of TSS field within task_struct. csanchez 7828d 23h /
1166 Fixed problem with relocations of non-allocated sections. csanchez 7828d 23h /
1165 timeout bug fixed; contribution by Carlos markom 7845d 17h /
1164 This commit was manufactured by cvs2svn to create branch 'branch_speed_opt'. 7849d 06h /
1163 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7849d 06h /
1162 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7849d 06h /
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7849d 06h /
1160 added missing .rodata.* section into rom linker script phoenix 7880d 06h /
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7892d 08h /
1158 Added simple uart test case. lampret 7893d 10h /
1157 Added syscall test case. lampret 7893d 10h /
1156 Tick timer test case added. lampret 7894d 06h /
1155 No functional change. Only added customization for exception vectors. lampret 7895d 10h /
1154 When using tty channel, put the serial port into raw mode (no echo, no
CR/LF conversion, no other line discipline/buffering).		 sfurman 7903d 02h /
1153 When multiple interrupts were pending, e.g. TX buffer empty and RX
available, reading the UART's IIR register could potentially clear a
TX interrupt before it had been sent to the processor, thus dropping
the interrupt permanently.

Fix tested w/ both eCos and uclinux.		 sfurman 7903d 12h /
1152 *** empty log message *** phoenix 7903d 16h /
1151 *** empty log message *** phoenix 7903d 16h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.