OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1174

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1174 fix for immu exceptions that never should have happened phoenix 7809d 03h /
1173 Added QMEM. lampret 7810d 11h /
1172 Added embedded memory QMEM. lampret 7810d 11h /
1171 Added embedded memory QMEM. lampret 7810d 12h /
1170 Added support for l.addc instruction. csanchez 7817d 07h /
1169 Added support for l.addc instruction. csanchez 7817d 08h /
1168 Added explicit alignment expressions. csanchez 7822d 18h /
1167 Corrected offset of TSS field within task_struct. csanchez 7822d 18h /
1166 Fixed problem with relocations of non-allocated sections. csanchez 7822d 18h /
1165 timeout bug fixed; contribution by Carlos markom 7839d 11h /
1164 This commit was manufactured by cvs2svn to create branch 'branch_speed_opt'. 7843d 00h /
1163 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7843d 00h /
1162 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7843d 00h /
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7843d 00h /
1160 added missing .rodata.* section into rom linker script phoenix 7874d 00h /
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 7886d 03h /
1158 Added simple uart test case. lampret 7887d 04h /
1157 Added syscall test case. lampret 7887d 05h /
1156 Tick timer test case added. lampret 7888d 01h /
1155 No functional change. Only added customization for exception vectors. lampret 7889d 05h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.