OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1175

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1175 Added three missing wire declarations. No functional changes. lampret 7962d 08h /
1174 fix for immu exceptions that never should have happened phoenix 7963d 09h /
1173 Added QMEM. lampret 7964d 17h /
1172 Added embedded memory QMEM. lampret 7964d 17h /
1171 Added embedded memory QMEM. lampret 7964d 18h /
1170 Added support for l.addc instruction. csanchez 7971d 13h /
1169 Added support for l.addc instruction. csanchez 7971d 14h /
1168 Added explicit alignment expressions. csanchez 7977d 00h /
1167 Corrected offset of TSS field within task_struct. csanchez 7977d 00h /
1166 Fixed problem with relocations of non-allocated sections. csanchez 7977d 00h /
1165 timeout bug fixed; contribution by Carlos markom 7993d 17h /
1164 This commit was manufactured by cvs2svn to create branch 'branch_speed_opt'. 7997d 06h /
1163 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7997d 06h /
1162 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7997d 06h /
1161 When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed. lampret 7997d 06h /
1160 added missing .rodata.* section into rom linker script phoenix 8028d 06h /
1159 No functional changes. Added defines to disable implementation of multiplier/MAC lampret 8040d 09h /
1158 Added simple uart test case. lampret 8041d 10h /
1157 Added syscall test case. lampret 8041d 11h /
1156 Tick timer test case added. lampret 8042d 07h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.