URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1180

Rev	Log message	Author	Age	Path
1180	This commit was manufactured by cvs2svn to create tag 'rel_10'.		7780d 04h	/
1179	BIST interface added for Artisan memory instances.	simons	7780d 04h	/
1178	avoid another immu exception that should not happen	phoenix	7809d 16h	/
1177	more informative output	phoenix	7810d 23h	/
1176	Added comments.	damonb	7811d 14h	/
1175	Added three missing wire declarations. No functional changes.	lampret	7811d 17h	/
1174	fix for immu exceptions that never should have happened	phoenix	7812d 18h	/
1173	Added QMEM.	lampret	7814d 02h	/
1172	Added embedded memory QMEM.	lampret	7814d 02h	/
1171	Added embedded memory QMEM.	lampret	7814d 02h	/
1170	Added support for l.addc instruction.	csanchez	7820d 22h	/
1169	Added support for l.addc instruction.	csanchez	7820d 22h	/
1168	Added explicit alignment expressions.	csanchez	7826d 08h	/
1167	Corrected offset of TSS field within task_struct.	csanchez	7826d 08h	/
1166	Fixed problem with relocations of non-allocated sections.	csanchez	7826d 08h	/
1165	timeout bug fixed; contribution by Carlos	markom	7843d 02h	/
1164	This commit was manufactured by cvs2svn to create branch 'branch_speed_opt'.		7846d 15h	/
1163	This commit was manufactured by cvs2svn to create branch 'branch_qmem'.		7846d 15h	/
1162	This commit was manufactured by cvs2svn to create tag 'rel_9'.		7846d 15h	/
1161	When OR1200_NO_IMMU and OR1200_NO_IC are not both defined or undefined at the same time, results in a IC bug. Fixed.	lampret	7846d 15h	/