OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1181

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1181 Initial import of unmodified gdb-5.3 source on vendor branch sfurman 7621d 11h /
1180 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7624d 20h /
1179 BIST interface added for Artisan memory instances. simons 7624d 20h /
1178 avoid another immu exception that should not happen phoenix 7654d 08h /
1177 more informative output phoenix 7655d 14h /
1176 Added comments. damonb 7656d 06h /
1175 Added three missing wire declarations. No functional changes. lampret 7656d 08h /
1174 fix for immu exceptions that never should have happened phoenix 7657d 10h /
1173 Added QMEM. lampret 7658d 18h /
1172 Added embedded memory QMEM. lampret 7658d 18h /
1171 Added embedded memory QMEM. lampret 7658d 18h /
1170 Added support for l.addc instruction. csanchez 7665d 14h /
1169 Added support for l.addc instruction. csanchez 7665d 14h /
1168 Added explicit alignment expressions. csanchez 7671d 00h /
1167 Corrected offset of TSS field within task_struct. csanchez 7671d 00h /
1166 Fixed problem with relocations of non-allocated sections. csanchez 7671d 00h /
1165 timeout bug fixed; contribution by Carlos markom 7687d 18h /
1164 This commit was manufactured by cvs2svn to create branch 'branch_speed_opt'. 7691d 07h /
1163 This commit was manufactured by cvs2svn to create branch 'branch_qmem'. 7691d 07h /
1162 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7691d 07h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.