URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1186

Rev	Log message	Author	Age	Path
1186	Added support for rams with byte write access.	simons	8082d 08h	/
1185	This commit was manufactured by cvs2svn to create tag 'rel_11'.		8089d 01h	/
1184	Scan signals mess fixed.	simons	8089d 01h	/
1183	OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0	sfurman	8093d 17h	/
1182	This commit was manufactured by cvs2svn to create tag 'VER_5_3'.		8093d 19h	/
1181	Initial import of unmodified gdb-5.3 source on vendor branch	sfurman	8093d 19h	/
1180	This commit was manufactured by cvs2svn to create tag 'rel_10'.		8097d 04h	/
1179	BIST interface added for Artisan memory instances.	simons	8097d 04h	/
1178	avoid another immu exception that should not happen	phoenix	8126d 16h	/
1177	more informative output	phoenix	8127d 23h	/
1176	Added comments.	damonb	8128d 14h	/
1175	Added three missing wire declarations. No functional changes.	lampret	8128d 17h	/
1174	fix for immu exceptions that never should have happened	phoenix	8129d 18h	/
1173	Added QMEM.	lampret	8131d 02h	/
1172	Added embedded memory QMEM.	lampret	8131d 02h	/
1171	Added embedded memory QMEM.	lampret	8131d 02h	/
1170	Added support for l.addc instruction.	csanchez	8137d 22h	/
1169	Added support for l.addc instruction.	csanchez	8137d 22h	/
1168	Added explicit alignment expressions.	csanchez	8143d 08h	/
1167	Corrected offset of TSS field within task_struct.	csanchez	8143d 08h	/