URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1187

Rev	Log message	Author	Age	Path
1187	This commit was manufactured by cvs2svn to create tag 'rel_12'.		8081d 15h	/
1186	Added support for rams with byte write access.	simons	8081d 15h	/
1185	This commit was manufactured by cvs2svn to create tag 'rel_11'.		8088d 08h	/
1184	Scan signals mess fixed.	simons	8088d 08h	/
1183	OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0	sfurman	8093d 00h	/
1182	This commit was manufactured by cvs2svn to create tag 'VER_5_3'.		8093d 02h	/
1181	Initial import of unmodified gdb-5.3 source on vendor branch	sfurman	8093d 02h	/
1180	This commit was manufactured by cvs2svn to create tag 'rel_10'.		8096d 11h	/
1179	BIST interface added for Artisan memory instances.	simons	8096d 11h	/
1178	avoid another immu exception that should not happen	phoenix	8125d 23h	/
1177	more informative output	phoenix	8127d 06h	/
1176	Added comments.	damonb	8127d 21h	/
1175	Added three missing wire declarations. No functional changes.	lampret	8128d 00h	/
1174	fix for immu exceptions that never should have happened	phoenix	8129d 01h	/
1173	Added QMEM.	lampret	8130d 09h	/
1172	Added embedded memory QMEM.	lampret	8130d 09h	/
1171	Added embedded memory QMEM.	lampret	8130d 09h	/
1170	Added support for l.addc instruction.	csanchez	8137d 05h	/
1169	Added support for l.addc instruction.	csanchez	8137d 05h	/
1168	Added explicit alignment expressions.	csanchez	8142d 15h	/