OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1195

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1195 made the project file a little bit more universal dries 7748d 06h /
1194 correct all the syntax errors dries 7748d 06h /
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'
dries 7748d 06h /
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address
dries 7748d 07h /
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address
dries 7748d 07h /
1190 This commit was manufactured by cvs2svn to create tag 'rel_14'. 7764d 06h /
1189 This commit was manufactured by cvs2svn to create tag 'rel_13'. 7764d 06h /
1188 Added support for rams with byte write access. simons 7764d 06h /
1187 This commit was manufactured by cvs2svn to create tag 'rel_12'. 7765d 05h /
1186 Added support for rams with byte write access. simons 7765d 05h /
1185 This commit was manufactured by cvs2svn to create tag 'rel_11'. 7771d 22h /
1184 Scan signals mess fixed. simons 7771d 22h /
1183 OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0 sfurman 7776d 14h /
1182 This commit was manufactured by cvs2svn to create tag 'VER_5_3'. 7776d 16h /
1181 Initial import of unmodified gdb-5.3 source on vendor branch sfurman 7776d 16h /
1180 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7780d 01h /
1179 BIST interface added for Artisan memory instances. simons 7780d 01h /
1178 avoid another immu exception that should not happen phoenix 7809d 13h /
1177 more informative output phoenix 7810d 19h /
1176 Added comments. damonb 7811d 11h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.