URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] - Rev 1202

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
1202	at exception print insn number to ease debugging	phoenix	7574d 13h	/
1201	This commit was manufactured by cvs2svn to create tag 'rel_15'.		7599d 09h	/
1200	mbist signals updated according to newest convention	markom	7599d 09h	/
1199	Daniel Wiklund: Removed multiple entries of debug/Makefile in configure	danwi	7603d 10h	/
1198	make it compile on RH 8,9	phoenix	7629d 00h	/
1197	disabled ram-init of ps2 (old) + changed MAC type into DOS type, so that Xilinx ISE can work with it	dries	7634d 05h	/
1196	removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se)	dries	7634d 07h	/
1195	made the project file a little bit more universal	dries	7634d 08h	/
1194	correct all the syntax errors	dries	7634d 08h	/
1193	disabled SRAM_GENERIC and added comment + corrected 'wb_err' into 'wb_err_o'	dries	7634d 08h	/
1192	disabled 'bench_defines.v' during synthesis + added define to specify usage of flash instruction address	dries	7634d 10h	/
1191	disabled 'bench_defines.v' during synthesis + added define to specify usage of flash instruction address	dries	7634d 10h	/
1190	This commit was manufactured by cvs2svn to create tag 'rel_14'.		7650d 08h	/
1189	This commit was manufactured by cvs2svn to create tag 'rel_13'.		7650d 08h	/
1188	Added support for rams with byte write access.	simons	7650d 08h	/
1187	This commit was manufactured by cvs2svn to create tag 'rel_12'.		7651d 07h	/
1186	Added support for rams with byte write access.	simons	7651d 07h	/
1185	This commit was manufactured by cvs2svn to create tag 'rel_11'.		7658d 00h	/
1184	Scan signals mess fixed.	simons	7658d 00h	/
1183	OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0	sfurman	7662d 16h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories or1k

[/] - Rev 1202

Filtering Options